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1 IntroductionThere is a recent interest in statically [1, 2, 3, 4, 5] and dynamically [6, 7, 8, 9] scheduled ClusteredILP processor microarchitectures as a complexity-eective alternative to wide issue monolithicmicroprocessors for eectively utilizing a large number of on-chip resources with minimal impacton the cycle time. The function units are partitioned and resources such as register le and cache areeither partitioned or replicated and then grouped together into on-chip clusters in these processors.All the local register les share the same name space in the replicated register le scheme, whereasin the partitioned register le scheme each one of the local register les has a unique name space.The clusters are usually connected via a set of inter-cluster communication buses or a point-to-pointnetwork [10].Several resources are required to execute an operation (OP) in a clustered processor. As ina single-cluster processor, the OPs need local resources in the cluster such as function units forexecution and registers/memory to save the results. In addition to this, the OPs often need sharedresources such as the inter-cluster communication mechanism to access those operands that residein remote clusters. Some form of copy operation (using either hardware techniques [8] or inter-cluster copy OPs) needs to be explicitly scheduled to access a remote register le in the case ofa partitioned register le scheme, or to maintain coherency in the case of a replicated registerle scheme. Clearly, a good code generation scheme is very crucial to the performance of theseprocessors in general and especially for statically scheduled clustered ILP processors in which eachone of these local and shared resources has to be explicitly reserved by the code generator on acycle-by-cycle basis.The basic functions1 that must be carried out the by the code generator for a clustered ILPprocessor are: 1) cluster assignment, 2) instruction scheduling, and 3) register allocation. Allof the three functions are closely inter-related to each other. If these functions are performedone after another, often their ordering can have a signicant impact on the performance of thegenerated code. For example, register allocation can aect cluster assignment and vice versa. Thisis because the register access delays (due to inter-cluster copy OPs) of an OP are dependent onthe proximity of the cluster in which the operand register is dened to the cluster that tries toaccess it. The ordering of cluster assignment and instruction scheduling steps can also aect theperformance of the compiled code. If scheduling is done before cluster assignment, it may notbe possible to incorporate inter-cluster copy OPs in the schedule made by the earlier schedulingstep, often necessitating a re-scheduling step after the cluster assignment. Cluster assignment ofan OP depends on the ready times of its operands and the availability of resources, which in turndepend on the cycle in which the OPs that dene the operands are scheduled. Therefore, clusterassignment, if carried out before the scheduling step can often result in poor resource utilizationand longer schedule lengths. There are several problems with the approaches using separate phasesfor register allocation and instruction scheduling [11, 12]. Global register assignment, if carriedout rst, can create unnecessary dependences due to re-denition of registers, thereby restricting1We assume that operation selection has been already made.2
the opportunities for extracting ILP by instruction scheduler. Instruction scheduling if performedbefore register assignment can result in inecient use of registers, thereby increasing the registerpressure, possibly causing unnecessary spills.In general, phase-ordered solutions at each phase make a \best eort" attempt to get a feasiblecluster schedule, often making unrealistic assumptions such as innite resources (registers, functionunits, etc) or zero time copy operations resulting in poor performance code. Clearly, this phase-ordering problem can aect the performance of the code generated for clustered processors. Analternative approach is to iterate the cluster scheduling process until a feasible schedule meetingsome performance criteria is reached. The main drawback of these approaches is their large runningtime.In this report, we introduce a new code generation framework for clustered ILP processors calledcars (Combined cluster Assignment,Register allocation and instruction Scheduling). In cars, asthe name suggests, the cluster assignment, register allocation and instruction scheduling phases oftraditional code generation schemes are performed concurrently in a single phase, thereby avoidingthe drawbacks of the phase-ordered solutions mentioned above. In order to maximize the extractionof instruction-level parallelism (ILP), independent OPs (that do not cause exceptions) are oftencluster scheduled out-of-order in cars. To facilitate this as well as to combine register allocationwith cluster scheduling, we developed a new on-the-y register allocation scheme. The scheme doesnot rely on any information that depends on predetermined relative ordering of OPs such as the liveranges and interference graphs used by traditional register allocators. Our preliminary experimentalresults indicate that cars generates ecient code for a variety of benchmark programs across aspectrum of eight dierent clustered ILP processor congurations.Roadmap: In section 2 we describe the cars framework and algorithms. The details of animplementation of cars are given in section 3. We discuss the related work in section 4. Preliminaryresults of an experimental evaluation of cars are given in section 5, followed by some commentsand conclusions in section 6.2 Combined Cluster Assignment, Register Allocation and Instruc-tion Scheduling2.1 OverviewA generic clustered ILP processor model is shown in gure-1. In this report we assume a partitionedregister le architecture with local register les containing registers with unique/private name space.However, our scheme can be easily adapted for replicated register le architectures as well [13].We assume that an OP can only write to its local register le and an explicit inter-cluster copyOP is needed to access a register from a remote cluster. These copy OPs use communicationfunction units (a local cluster resource) and inter-cluster communication network (a shared globalresource). Either single/multiple shared buses or point-to-point network may be used for inter-cluster communication. 3
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FU FUFigure 1: Generic Clustered ILP Processor Model.Our code generation framework consists of 3 stages as shown in gure-8(b). In the rst stagesome of the data structures required for the cars algorithm are set up and initialized. The realwork is done in the second stage in which the combined cluster assignment, register allocation andinstruction scheduling (henceforth referred to as carscheduling) is carried out, followed by the nalcode printing stage with peephole optimizations.The input to the code generator is a dependence ow graph (DFG) [14] with nodes representingOPs and directed edges representing data/control ow. The DEF-USE relationship between nodesis represented using the static single assignment (SSA) form [15] with a join and fork node at thebeginning and end of basic blocks respectively. Join node DEFs represent phis ( s) of SSA andfork node DEFs represent anti-phis ( 1s). Join nodes are also scheduled by cars, even thoughthey do not consume any resources or issue slots, for implementing on-the-y register allocation(explained in section 2.3).The basic scheduling unit for cars can be a set of OPs created using any of the \region"formation or basic block grouping heuristics of the various global scheduling schemes such as su-perblock scheduling [16], hyperblock scheduling [17], treegion scheduling [18] or execution-basedscheduling [19]. These scheduling units, which we refer to as regions, are selected for schedulingstrictly in topological order. OPs within a region are scheduled in top down fashion. The outputof the code generator is a directed graph of tree-VLIWs [20].During code generation cars dynamically partitions the OPs in the scheduling region into aset of mutually exclusive aggregates (groups) | unscheduled, readylist, and vliws 2. Initiallyall the nodes in the DFG belong to the unscheduled aggregate. The data ready3 nodes in theunscheduled aggregate are identied and moved into the readylist. The nodes in the ready listare selected based on a heuristic for carscheduling. After carscheduling, the nodes are moved tothe appropriate vliws. This process is repeated until all the nodes of the DFG are scheduled.2.2 Pre-cars initializationsThe pre-cars initialization stage is used for preprocessing information needed by the cars algo-rithm. For each node we compute its height and depth in the DFG, based on the height and depthof its dependent successor/predecessor nodes and its latency. Depth is the earliest execution cycle2vliws is a tree of aggregates.3A node becomes data ready when all of its dependent predecessor nodes are scheduled.4
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−1φ−1FFigure 4: prfrd reg map propagation: d and e are the directly connected and f is the indirectlyconnected s of  1a .object for register allocation in graph coloring based allocators). In general, if a DEF has an  1use and there exist a valid prfrd reg map for any of the s connected to this  1, then we allocatethe register as specied by that prfrd reg map to the DEF. Otherwise, we allocate a register thatis dead in glbl reg bv and propagate the prfrd reg map to all connected s as explained above.Because the regions are scheduled strictly in topological order and registers that are live beyond thecurrent region are never marked dead, this scheme almost completely eliminates unnecessary copyOPs that might otherwise be needed to handle mismatches in the register mapping of incomingedges of s.To those DEFs that have a xed register mapping due to our calling convention, we allocateregisters as per their prfrd reg map initialized in the pre-cars stage. Copy OPs are insertedon-the-y during carscheduling for those DEFs that are live across call OPs, if necessary, bypreempting the scheduling of call OP.To avoid pseudo name dependencies we select registers for assignment in a round-robin fashionusing an ecient data structure [13]. This data structure also allows us to quickly search for deadregisters in a cluster. Inside each physical register's resource structure, we also maintain a list ofSSA DEFs (belonging to the same live range) that are currently mapped to the register. Thisinformation is used for spilling a live range.Spilling: If there are no dead registers to assign to the DEF(s) of any of the OPs in the readylist,then a live register is selected for spilling, based on a set of heuristics [13]. In order to spill the liverange mapped to a register, spill store OPs are inserted in the DFG for the scheduled DEFs (if any)mapped to the register. These spill store OPs will be merged to one of the vliws aggregates bythe peephole compaction routine after carscheduling. The spilled register (now residing on stack)is renamed to a unique ID outside the name space of all local register les. This facilitates easyidentication of the DEFs mapped to spilled registers and their uses in the un-scheduled regions,so that spill load/store OPs can be inserted in the DFG and carscheduled on-the-y.2.4 The cars AlgorithmThe cars algorithm is given in gure-5, which is a modied version of the list-scheduling algo-rithm [24]. In order to nd the best cluster to schedule an OP, we rst compute the resource-constrained schedule cycle (lines 3-5 of gure-5) in which the OP can be scheduled in each cluster7
Algorithm 1 cars: list-scheduler version1: while number of OPs in unscheduled 6= 0 do2: select an Op from readylist3: for i = 0 to MAX CLUSTERS do4: compute resource-constrained schedule cycle[i] for Op5: end for6: earliest cycle = minfschedule cycle[i]g7: if earliest cycle  current vliw cycle then8: update depth of OPs and processor resource counters9: allocate register(s) to DEF(s) of Op10: assign cluster and schedule Op in the current vliws aggregate11: insert and cluster schedule copy OP(s) (if required)12: update readylist13: else14: increment scheduling attempts of Op15: move Op back to readylist16: end if17: if current vliw cycle < minf depth of OPs in vliwsg then18: open a new vliws aggregate and increment current vliw cycle19: end if20: end while Figure 5: cars algorithm.based on the following factors: 1) the cycle in which its operands are dened, 2) the cluster inwhich its operands are located, 3) the availability of function unit in the current cycle, 4) the avail-ability of destination register, and 5) whether inter-cluster copy OP(s) can be scheduled or not onthe source node's cluster in a cycle earlier than the current cycle. Based on the earliest cyclecomputed (line 6), the OP will be either scheduled in the current cycle on one of the clusters4 cor-responding to earliest cycle (lines 7-10) or pushed back into the readylist after incrementingits scheduling attempts (lines 13-16). A new vliws aggregate will be created if none of the OPs inthe ready list can be scheduled in the current vliw cycle (lines 17-19). This process is repeateduntil all OPs in the unscheduled aggregate are cluster-scheduled.We use one of the commonly used heuristics { schedule those data ready OPs that are on thecritical path rst { for selecting an OP from the ready list (line 2 of gure-5). The sum of theOP's height and depth is used to identify OPs that are likely to be in the critical path(s) and toassign priority to the data ready OPs. The scheduling attempts variable associated with each OP(updated in line 14) is used to change the OP selection heuristics so that no OP in the ready listwill be repeatedly considered in succession for carscheduling. This also ensures termination of thealgorithm. The depth of a scheduled OP is often increased after scheduling due to nite resourcesavailable in each cycle, causing the set of OPs in the critical path(s) to change dynamically duringthe cluster-scheduling process. Therefore, in order to greedily select OPs in the critical paths rst,after scheduling each OP, we update the depth of the OP and the depth of all of its dependent nodesthat became data ready as a result of scheduling the OP (lines 8 and 12 of gure-5). Coupled withthe prioritized selection of nodes in the critical path, this fully resource-aware cluster scheduling4If the OP can be scheduled on more than one cluster in the earliest cycle, then a cluster is selected forassignment based on a set of heurisitcs [13]. 8
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Figure 6: An example illustrating how ruse count is updated during on-the-y register allocation ofa live range which is live at the exit of the loop. Register r5 is allocated to DEF d1. Regions arecarscheduled in the order: A!B!C!D.approach lets cars assign and schedule OPs in the critical paths in appropriate clusters such away that the stretching of critical paths is minimal and subject to the nite resource constraints oftarget machine.Often inter-cluster copy OPs have to be inserted in the DFG and retroactively scheduled inorder to access operands residing in remote clusters (line 11 of gure-5). We use an operation-driven version of the cars algorithm for this purpose. In order to nd the best VLIW to schedulethe copy OP, the algorithm searches all the vliws aggregates starting from the DEF cycle of theoperand (or from the cycle in which the join node of the current region is scheduled, if operandis not dened in the current region) to the current cycle. We use the tree VLIW instruction [20]representation so that independent OPs from multiple regions can be scheduled in the same vliwsaggregate. Due to lack of space, we will not further describe the details of operation-driven carsalgorithm and tree-VLIW scheduling, which may be found elsewhere [13].2.5 carscheduling cyclic regionsLoops are carscheduled similar to acyclic DFG. A loop-head join node becomes data ready whenall of its predecessor fork nodes, except the back-edge fork node(s), are scheduled. The ruse countupdate process is exactly similar to carscheduling acyclic regions as illustrated in gure 6. However,some additional techniques are required to avoid unecessary insertion of copy OPs along the back-edges of loops due to mismatches in register mappings. In the following, we rst describe theproblem using an example and then present our solution which uses the information obtained frompre-cars initialization pass. 9
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DFigure 7: An example illustrating prfrd reg map propagation during on-the-y register allocation of aloop. Regions are carscheduled in the order: A!B!C!D. Register r5 is allocated to DEF d1. Ifa dierent register r50 is allocated to DEF d2, then a copy OP r50! r5 must be inserted along theback-edge 3  13 .Let us consider the live ranges associated with the loop index computation shown in gure 7.We call the DEF which is connected to the loop-head join via back-edge of the loop, such as theDEF d2 of the OP which updates the loop index, as a back-edge DEF. The back-edge DEF d2does not have any preferred register assigned at the time of carscheduling its OP, because thesuccessor join DEFs (3 and 4) of d2's fork use  12 do not have their prfrd reg maps initializedyet. Consequently, the register allocator may choose a register r50, which is dierent from the one(r5) mapped to 2, for allocation to d2. This necessitates a copy OP such as r50! r5 to be insertedalong the back-edge of the loop to take care of the mismatch between register maps of 3 and 2.cars eliminates such copy OPs as follows. During the pre-cars pass, for all back-edge DEFs thatare not loop-invarient (such as d2), we identify the loop-head join DEF that can be reached viathe back-edge of the loop (2 in our example), and save this information in the back-edge DEF'sRegMap structure. Whenever such a back-edge DEF is encountered during carscheduling, we tryto allocate it the register assigned to its associated loop-head join DEF. In the above example,hence we allocate r5 to d2, since the join DEF associated with d2 is 2, thereby eliminating thecopy OP r50! r5. If there are no OPs in the back-edge block after scheduling the loop body, thescheme also help eliminate an extra branch by deleting the empty back-edge block.3 ImplementationWe have implemented a code generator based on cars on top of chameleon [25, 26] VLIW researchtestbed. The input to chameleon is object code (.o les) produced by a modied version of gcc10










































(not used)Figure 8: Implementation of cars on the chameleon VLIW research testbed.The VLIW compiler rst builds the DFG and then performs a series of optimizations as shownin gure-8(b). Compilation is performed at procedure level and without function in-lining. Theprologue and epilogue code are added to the DFG after carscheduling the procedure. Thesepro/epilogue OPs are then cluster scheduled using cars. The vliws aggregates are then passedthrough a peephole optimizer and to the nal code printing stage. The output of cars, the tree-VLIWs, are then instrumented and translated into PowerPC assembly code that emulate the targetClustered ILP processor.A parametric description of the target clustered machine model can be specied to the codegenerator. The number, type and latency of function units in each cluster, any kind of arbitrarymapping of register name space to local register les, number, type and latency of global intercon-nect are some of the congurable parameters that are currently supported by our code generator.A subset of the machine resource information is maintained on a per-VLIW basis during codegeneration.As of writing this report spilling is not fully implemented. Currently, akin to the Bulldog com-piler [27], our compiler exits if an OP cannot be scheduled even after making a constant number ofrepeated scheduling attempts. However, by controlling the extent of loop-unrolling, we are able tocompile 95-100% of all functions in the benchmark programs that we have used in the experimentalevaluation of cars (section 5). Moreover, in single cluster conguration, cars could compile morenumber of functions without spilling compared to the unmodied version of chameleon compiler(which performs register allocation after scheduling for single cluster machines). This clearly shows11
the ability of cars to pick dierent OPs from the readylist until a register is available to sched-ule an OP. While compiling for clustered machines, the cars algorithm automatically migratescomputation to a cluster with lower register pressure.4 Related workTo the best of our knowledge cars is the rst code generation scheme that combines the clus-ter assignment, instruction scheduling and register allocation phases for a partitioned register leclustered ILP processor.Solutions for phase-ordering problem: Several schemes have been proposed to combine dif-ferent phases of code generation for clustered as well as non-clustered processors. The most recentone, the UAS algorithm [28, 29] for clustered VLIW processors by Ozer, Banerjia and Conte per-forms cluster assignment and scheduling of instructions in a single step, using a variation of listscheduling. The UAS algorithm, however, does not consider registers as a resource during clusterscheduling. In contrast, the cars algorithm treats registers as one of the resources and performson-the-y register allocation along with cluster scheduling in a resource-constrained manner.A variety of techniques have been proposed for combining register allocation and code schedul-ing of single cluster processors. Goodman and Hsu proposed an integrated scheduling techniquein which register pressure is monitored to switch between two scheduling schemes [30]. Operation-driven version of the cars algorithm is motivated by this work. However, unlike their scheme, weswitch to operation-driven scheduling only for scheduling inter-cluster copy OPs. Bradlee et al [31]proposed a variation of the Goodman-Hsu scheme and another technique. Pinter [32] proposed atechnique that incorporates scheduling constraints into the interference graph used by graph col-oring based allocators. Berson et al [33] proposed a technique based on measuring the resourcerequirement rst and then using that information for integrating register allocation in local as wellas global schedulers. Brasier et al proposed a scheme called CRAIG [34] that makes uses of infor-mation obtained from a pre-pass scheduler for combining scheduling and register allocation phases.The compiler for TriMedia processor uses a technique much like the scheme in [33] to combineregister allocation and scheduling [35]. Hanono and Devadas [36], and Novak et al [37] proposedcode generation schemes for embedded processors, which combine the code selection, register allo-cation, and instruction scheduling phases. Early examples of techniques that did scheduling andregister allocation concurrently for single cluster VLIW machines include the resource-constrainedscheduling scheme by Moon and Ebcioglu [38]. The fundamental dierence between our schemeand all the above are: 1) the use of register mapping information and separate local and globalregister status during carscheduling, and 2) combining all the three phases involved instead oftwo. The vLaTTe compiler handles fast scheduling and register allocation together in the contextof a JAVA JIT compiler for a single cluster VLIW machine [39].Register allocation: Local register allocation via usage counts [40] is a well known technique.More recently, a number of fast global register allocation schemes have been proposed. For example,the Linear Scan register allocation scheme [21] by Poletto and Sarkar use live interval information12
to allocate registers in a single pass. All these schemes and the graph coloring based allocators [22]need the information about the precise ordering of OPs for computing interfering live ranges whichis only available after scheduling. The on-the-y register allocation scheme used in cars is notbased on any such information that is available only after scheduling the entire DFG.The preferred register map approach in cars is similar to the scheme proposed by Yang, Moonet al [41] for the LaTTe just-in-time compiler. However, LaTTe makes two passes (a \backwardsweep" collects information on preferred registers for OPs and a \forward sweep" performs registerassignment) for local register allocation of tree regions and it needs copy OPs due the mappingmismatches (as illustrated in Figure 3). In contrast, cars performs global register allocation ina single carscheduling pass using pre-computed use count of DEFs. Moreover, cars by designtries to prevent the mapping mismatches.Cluster Scheduling: Pioneering work in code generation for clustered VLIW processors is doneby Ellis [27]. The Multiow compiler [42] performs cluster assignment using a modied version ofthe Bottom-Up Greedy (BUG) algorithm proposed by Ellis in a number of steps and then performsregister allocation and instruction scheduling in a combined manner. Desoli's Partial ComponentClustering (PCC) algorithm [43] for clustered VLIW DSP processors is an iterative algorithm thattreats the clustering problem as a combinatorial optimization problem. In the initial phases of thePCC algorithm, \partial components" of DAG are grown and then these partial components areassigned to clusters much like the cluster scheduling scheme using components, equivalent classesand virtual clusters [11] of the Multiow compiler. In the subsequent phases, the initial clusterassignments are further improved iteratively. In contrast, the cluster assignment approach of ourscheme is fundamentally dierent from the recursive propagation of preferred list of functionalunits and cluster assignment as in the BUG algorithm. Cluster assignment, register allocation, andinstruction scheduling are performed concurrently in a resource-aware manner in cars.Another work is the cluster scheduling for the Limited Connectivity VLIW (LC-VLIW) archi-tecture [44]. Cluster scheduling for the LC-VLIW architecture is performed in three phases. Inthe rst phase, the DAG is built from the compiled VLIW code for an ideal single cluster VLIWprocessor. The second phase uses a min-cut graph partitioning algorithm for code partitioning. Inthe third phase, the partitioned code is recompacted after inserting copy operations.The dynamic binary translation scheme used in DAISY performs \Alpha [6] style" clusterscheduling (without using inter-cluster copy OPs) along with register allocation for a duplicatedregister le architecture [19, 3].Multiprocessor Scheduling: A large number of DAG clustering algorithms have been proposedfor multiprocessor task scheduling in the past [45]. Sarkar's partitioning algorithm [46] and themore recent ones such as Dominant Sequence Clustering (DSC) [47] and CASS-II [48] are examplesof such algorithms. The input to these algorithms is a DAG of tasks with known edge weightscorresponding to the inter-node communication delays. Clustering is carried out in multiple steps.In the rst step, these algorithms assume an innite resource machine and each node is assumedto be in a dierent cluster. A sequence of renement steps are performed in the second step, inwhich two clusters are merged by \zeroing" the edge weight (communication delay between nodes)13
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Figure 14: Average bus utilization for clustered 8-ALU machines.OPs for clustered 8-ALU machine congurations. We can see that the average number of executedinter-cluster copy OPs varies from 11% to 16% of the total number of executed OPs. Figure 14shows the average bus utilization for dierent congurations of clustered 8-ALU machines studied.The observed high utilization of inter-cluster communication bus for the congurations that haveeither less number of buses or more number of clusters is a clear indication of the adaptive natureof cars-based code generation framework and its ability to distribute OPs across clusters in aresource-constrained manner.We believe that cars can generate more ecient code than other schemes because of its capa-bility to use heuristics based on local register pressure feedback for better cluster assignment andscheduling, as well as its ability to reduce spilling caused by phase-ordering problem.16
6 ConclusionWe have presented cars, a new code generation framework for clustered ILP processors. Ourwork is motivated by the phase-ordering problems of code generators for clustered ILP processors.Our scheme completely avoids the phase-ordering problem by integrating the cluster assignment,instruction scheduling and register allocation into a single phase, which in turn helps eliminateunnecessary spills and other ineciencies due to multiple phases in code generation. The fullyresource-aware cluster scheduling scheme of cars not only helps avoid unnecessary stretching ofcritical paths in the code but also distribute computation evenly across the clusters wheneverpossible. We also described an ecient on-the-y register allocation technique developed for cars.Even though the register allocation scheme is described in the context of code generation forclustered ILP processors, the technique is well suited for other applications such as \just-in-timecompilation" and dynamic binaray translation for eciently generating high performance code. Ourexperimental results show that cars-based code generation scheme is scalable across a wide rangeof clustered ILP processor congurations and generates ecient code for a variety of benchmarkprograms.Incorporating software pipelining into cars and making an iterative version of cars for gener-ating highly optimized code for small DSP kernels are some of the directions we plan to explore inthe future.AcknowledgmentsWe would like to thank Mayan Moudgill and Erik Altman for their helpful suggestions on theimplementation of cars and modi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